3 Review(s)

Formal verification is a powerful new digital design method In this cutting-edge tutorial, two of the field's best known authors team up to show designers how to efficiently apply Formal Verification, along with hardware description languages like Verilog and VHDL, to more efficiently solve real-world design problems. Salient Features  Simulation-based verification How and where to apply Formal Verification--what types of designs High level requirements--specifying a design's desired behavior Complete example--design, testing, and formal verification of a complex design